Start work on schematics

This commit is contained in:
Kelvin Ly 2019-04-13 09:20:46 -04:00
parent 9062c59230
commit c519479121
17 changed files with 2797 additions and 0 deletions

View File

@ -0,0 +1,19 @@
# OSH Park-compatible 2 Layer KiCad Template
This is a KiCad template to simplify making printed circuit boards.
It comes with all the design rules to meet the 2-layer OSH Park specs and stackup.
- <a href="http://docs.oshpark.com/services/two-layer/">OSH Park Two Layer Specs</a>
- <a href="http://docs.oshpark.com/design-tools/kicad">OSH Park KiCad help</a>
### Instructions
1. Open KiCad.
1. Open Preferences > Configure Paths and note the value of 'KICAD_PTEMPLATES'.
1. In KiCad, open File > New Project > New Project from Template.
1. Select the location of your new project. The name of the folder will be the name of your project.
1. The templates with folders in the 'KICAD_PTEMPLATES' are listed under 'Portable Templates" tab.
1. Select the template and click 'OK'.
1. Your project now exists, so you can open EESchema and PCBNew and design as usual.

View File

@ -0,0 +1,11 @@
EESchema-DOCLIB Version 2.0
#
$CMP ADF4360-7BCPZRL7
D Phase Locked Loops - PLL Intg Integer-N VCO Out Freq 350-1800
$ENDCMP
#
$CMP HHM17147A1
D Signal Conditioning Multilyer Balun 673-2700MHz 100 ohms
$ENDCMP
#
#End Doc Library

View File

@ -0,0 +1,11 @@
EESchema-DOCLIB Version 2.0
#
$CMP ADF4360-7BCPZRL7
D Phase Locked Loops - PLL Intg Integer-N VCO Out Freq 350-1800
$ENDCMP
#
$CMP HHM17147A1
D Signal Conditioning Multilyer Balun 673-2700MHz 100 ohms
$ENDCMP
#
#End Doc Library

View File

@ -0,0 +1,92 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ADF4360-7BCPZRL7
#
DEF ADF4360-7BCPZRL7 U 0 40 Y Y 1 F N
F0 "U" 0 450 50 H V C CNN
F1 "ADF4360-7BCPZRL7" 0 300 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS ADF4360-7BCPZ ADF4360-7BCPZRL
DRAW
S -700 400 700 -1300 0 1 0 f
X CPGND 1 550 -1400 100 U 50 50 1 1 P
X L2 10 -800 -800 100 R 50 50 1 1 P
X AGND 11 100 -1400 100 U 50 50 1 1 P
X CC 12 -800 -900 100 R 50 50 1 1 P
X RSET 13 -800 -1000 100 R 50 50 1 1 P
X CN 14 -800 -1100 100 R 50 50 1 1 P
X DGND 15 -300 -1400 100 U 50 50 1 1 P
X REFIN 16 -800 100 100 R 50 50 1 1 I
X CLK 17 -800 -50 100 R 50 50 1 1 I
X DATA 18 -800 -150 100 R 50 50 1 1 I
X LE 19 -800 -250 100 R 50 50 1 1 I
X AVDD 2 800 250 100 L 50 50 1 1 W
X MUXOUT 20 -800 -400 100 R 50 50 1 1 O
X DVDD 21 -800 250 100 R 50 50 1 1 W
X AGND 22 200 -1400 100 U 50 50 1 1 P
X CE 23 -800 -550 100 R 50 50 1 1 I
X AGND 3 -100 -1400 100 U 50 50 1 1 P
X RFOUTA 4 800 100 100 L 50 50 1 1 O
X RFOUTB 5 800 0 100 L 50 50 1 1 O
X VVCO 6 800 -300 100 L 50 50 1 1 W
X VTUNE 7 800 -400 100 L 50 50 1 1 I
X AGND 8 0 -1400 100 U 50 50 1 1 P
X L1 9 -800 -700 100 R 50 50 1 1 P
X 24 CP 800 -850 100 L 50 50 1 1 O
X 25 EP 400 -1400 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# HHM17147A1
#
DEF HHM17147A1 U 0 40 Y N 1 F N
F0 "U" 0 0 50 H V C CNN
F1 "HHM17147A1" 0 -500 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
A -50 -375 25 -899 899 0 1 0 N -50 -400 -50 -350
A -50 -325 25 -899 899 0 1 0 N -50 -350 -50 -300
A -50 -275 25 -899 899 0 1 0 N -50 -300 -50 -250
A -50 -225 25 -899 899 0 1 0 N -50 -250 -50 -200
A -50 -175 25 -899 899 0 1 0 N -50 -200 -50 -150
A -50 -125 25 -899 899 0 1 0 N -50 -150 -50 -100
A 50 -375 25 901 -901 0 1 0 N 50 -350 50 -400
A 50 -325 25 901 -901 0 1 0 N 50 -300 50 -350
A 50 -275 25 901 -901 0 1 0 N 50 -250 50 -300
A 50 -225 25 901 -901 0 1 0 N 50 -200 50 -250
A 50 -175 25 901 -901 0 1 0 N 50 -150 50 -200
A 50 -125 25 901 -901 0 1 0 N 50 -100 50 -150
X SINGLE 1 150 -100 100 L 50 50 1 1 P
X COMMON 2 -150 -250 100 R 50 50 1 1 P
X + 3 -150 -100 100 R 50 50 1 1 P
X - 4 -150 -400 100 R 50 50 1 1 P
X GND 5 150 -400 100 L 50 50 1 1 P
X NC 6 150 -250 100 L 50 50 1 1 N N
ENDDRAW
ENDDEF
#
# Q_NPN_BCEE
#
DEF Q_NPN_BCEE Q 0 40 Y N 1 F N
F0 "Q" 300 0 50 H V C CNN
F1 "Q_NPN_BCEE" 200 -100 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 0 111 1 1 10 N
P 2 1 1 0 -25 25 50 100 N
P 2 1 1 0 50 -100 150 -100 N
P 3 1 1 0 -25 -25 50 -100 50 -100 N
P 3 1 1 20 -25 75 -25 -75 -25 -75 N
P 5 1 1 0 0 -70 20 -50 40 -90 0 -70 0 -70 F
X B 1 -250 0 225 R 50 50 1 1 I
X C 2 50 200 100 D 50 50 1 1 P
X E 3 50 -200 100 U 50 50 1 1 P
X C 4 150 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,188 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Conn_Coaxial
#
DEF Connector_Conn_Coaxial J 0 40 Y N 1 F N
F0 "J" 10 120 50 H V C CNN
F1 "Connector_Conn_Coaxial" 115 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
*BNC*
*SMA*
*SMB*
*SMC*
*Cinch*
$ENDFPLIST
DRAW
A -2 0 71 1636 0 0 1 10 N -70 20 70 0
A -1 0 71 0 -1638 0 1 10 N 70 0 -70 -20
C 0 0 20 0 1 8 N
P 2 0 1 0 -100 0 -20 0 N
P 2 0 1 0 0 -100 0 -70 N
X In 1 -200 0 100 R 50 50 1 1 P
X Ext 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C_Small
#
DEF Device_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "Device_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_L_Small
#
DEF Device_L_Small L 0 10 N N 1 F N
F0 "L" 30 40 50 H V L CNN
F1 "Device_L_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Choke_*
*Coil*
Inductor_*
L_*
$ENDFPLIST
DRAW
A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
A 0 20 20 -899 899 0 1 0 N 0 0 0 40
A 0 60 20 -899 899 0 1 0 N 0 40 0 80
X ~ 1 0 100 20 D 50 50 1 1 P
X ~ 2 0 -100 20 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R_Small
#
DEF Device_R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "Device_R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 50 50 1 1 P
X ~ 2 0 -100 30 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# discrete-parts_ADF4360-7BCPZRL7
#
DEF discrete-parts_ADF4360-7BCPZRL7 U 0 40 Y Y 1 F N
F0 "U" 0 450 50 H V C CNN
F1 "discrete-parts_ADF4360-7BCPZRL7" 0 300 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS ADF4360-7BCPZ ADF4360-7BCPZRL
DRAW
S -700 400 700 -1300 0 1 0 f
X CPGND 1 550 -1400 100 U 50 50 1 1 P
X L2 10 -800 -800 100 R 50 50 1 1 P
X AGND 11 100 -1400 100 U 50 50 1 1 P
X CC 12 -800 -900 100 R 50 50 1 1 P
X RSET 13 -800 -1000 100 R 50 50 1 1 P
X CN 14 -800 -1100 100 R 50 50 1 1 P
X DGND 15 -300 -1400 100 U 50 50 1 1 P
X REFIN 16 -800 100 100 R 50 50 1 1 I
X CLK 17 -800 -50 100 R 50 50 1 1 I
X DATA 18 -800 -150 100 R 50 50 1 1 I
X LE 19 -800 -250 100 R 50 50 1 1 I
X AVDD 2 800 250 100 L 50 50 1 1 W
X MUXOUT 20 -800 -400 100 R 50 50 1 1 O
X DVDD 21 -800 250 100 R 50 50 1 1 W
X AGND 22 200 -1400 100 U 50 50 1 1 P
X CE 23 -800 -550 100 R 50 50 1 1 I
X AGND 3 -100 -1400 100 U 50 50 1 1 P
X RFOUTA 4 800 100 100 L 50 50 1 1 O
X RFOUTB 5 800 0 100 L 50 50 1 1 O
X VVCO 6 800 -300 100 L 50 50 1 1 W
X VTUNE 7 800 -400 100 L 50 50 1 1 I
X AGND 8 0 -1400 100 U 50 50 1 1 P
X L1 9 -800 -700 100 R 50 50 1 1 P
X 24 CP 800 -850 100 L 50 50 1 1 O
X 25 EP 400 -1400 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# discrete-parts_HHM17147A1
#
DEF discrete-parts_HHM17147A1 U 0 40 Y N 1 F N
F0 "U" 0 0 50 H V C CNN
F1 "discrete-parts_HHM17147A1" 0 -500 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
A -50 -375 25 -899 899 0 1 0 N -50 -400 -50 -350
A -50 -325 25 -899 899 0 1 0 N -50 -350 -50 -300
A -50 -275 25 -899 899 0 1 0 N -50 -300 -50 -250
A -50 -225 25 -899 899 0 1 0 N -50 -250 -50 -200
A -50 -175 25 -899 899 0 1 0 N -50 -200 -50 -150
A -50 -125 25 -899 899 0 1 0 N -50 -150 -50 -100
A 50 -375 25 901 -901 0 1 0 N 50 -350 50 -400
A 50 -325 25 901 -901 0 1 0 N 50 -300 50 -350
A 50 -275 25 901 -901 0 1 0 N 50 -250 50 -300
A 50 -225 25 901 -901 0 1 0 N 50 -200 50 -250
A 50 -175 25 901 -901 0 1 0 N 50 -150 50 -200
A 50 -125 25 901 -901 0 1 0 N 50 -100 50 -150
X SINGLE 1 150 -100 100 L 50 50 1 1 P
X COMMON 2 -150 -250 100 R 50 50 1 1 P
X + 3 -150 -100 100 R 50 50 1 1 P
X - 4 -150 -400 100 R 50 50 1 1 P
X GND 5 150 -400 100 L 50 50 1 1 P
X NC 6 150 -250 100 L 50 50 1 1 N N
ENDDRAW
ENDDEF
#
# discrete-parts_Q_NPN_BCEE
#
DEF discrete-parts_Q_NPN_BCEE Q 0 40 Y N 1 F N
F0 "Q" 300 0 50 H V C CNN
F1 "discrete-parts_Q_NPN_BCEE" 200 -100 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 0 111 1 1 10 N
P 2 1 1 0 -25 25 50 100 N
P 2 1 1 0 50 -100 150 -100 N
P 3 1 1 0 -25 -25 50 -100 50 -100 N
P 3 1 1 20 -25 75 -25 -75 -25 -75 N
P 5 1 1 0 0 -70 20 -50 40 -90 0 -70 0 -70 F
X B 1 -250 0 225 R 50 50 1 1 I
X C 2 50 200 100 D 50 50 1 1 P
X E 3 50 -200 100 U 50 50 1 1 P
X C 4 150 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,35 @@
EESchema Schematic File Version 4
LIBS:discrete-rf-board-cache
EELAYER 26 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1825 2725 1775 1550
U 5CA6B046
F0 "Local Oscillator" 50
F1 "lo.sch" 50
$EndSheet
$Sheet
S 5050 1550 1500 1350
U 5CA6B0AA
F0 "Receiver" 50
F1 "receiver.sch" 50
$EndSheet
$Sheet
S 5100 3650 1700 1550
U 5CA6B0B3
F0 "Transmitter" 50
F1 "transmitter.sch" 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,116 @@
(kicad_pcb (version 20171130) (host pcbnew 5.0.0)
(general
(thickness 1.6)
(drawings 1)
(tracks 0)
(zones 0)
(modules 0)
(nets 1)
)
(page USLetter)
(title_block
(title "Project Title")
)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(44 Edge.Cuts user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.1524)
(user_trace_width 0.1524)
(user_trace_width 0.254)
(user_trace_width 0.3302)
(user_trace_width 0.508)
(user_trace_width 0.762)
(user_trace_width 1.27)
(trace_clearance 0.1524)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.1524)
(segment_width 0.1524)
(edge_width 0.1524)
(via_size 0.6858)
(via_drill 0.3302)
(via_min_size 0.6858)
(via_min_drill 0.3302)
(user_via 0.6858 0.3302)
(user_via 0.762 0.4064)
(user_via 0.8636 0.508)
(uvia_size 0.6858)
(uvia_drill 0.3302)
(uvias_allowed no)
(uvia_min_size 0)
(uvia_min_drill 0)
(pcb_text_width 0.1524)
(pcb_text_size 1.016 1.016)
(mod_edge_width 0.1524)
(mod_text_size 1.016 1.016)
(mod_text_width 0.1524)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.0508)
(solder_mask_min_width 0.1016)
(pad_to_paste_clearance -0.0762)
(aux_axis_origin 0 0)
(visible_elements FFFEDF7D)
(pcbplotparams
(layerselection 0x310fc_80000001)
(usegerberextensions true)
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 0)
(scaleselection 1)
(outputdirectory "gerbers"))
)
(net 0 "")
(net_class Default "This is the default net class."
(clearance 0.1524)
(trace_width 0.1524)
(via_dia 0.6858)
(via_drill 0.3302)
(uvia_dia 0.6858)
(uvia_drill 0.3302)
)
(gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n5. ROHS COMPLIANCE IS NOT REQUIRED.\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n SOLDER MASK (ANY COLOR) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE \n WHITE SILKSCREEN. DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: HASL/ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n MINIMUM SPACE - 0.006 INCH.\n MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 113.4872 93.2688) (layer Dwgs.User)
(effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
)
)

View File

@ -0,0 +1,116 @@
(kicad_pcb (version 20171130) (host pcbnew 5.0.0)
(general
(thickness 1.6)
(drawings 1)
(tracks 0)
(zones 0)
(modules 0)
(nets 1)
)
(page USLetter)
(title_block
(title "Project Title")
)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(44 Edge.Cuts user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.1524)
(user_trace_width 0.1524)
(user_trace_width 0.254)
(user_trace_width 0.3302)
(user_trace_width 0.508)
(user_trace_width 0.762)
(user_trace_width 1.27)
(trace_clearance 0.1524)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.1524)
(segment_width 0.1524)
(edge_width 0.1524)
(via_size 0.6858)
(via_drill 0.3302)
(via_min_size 0.6858)
(via_min_drill 0.3302)
(user_via 0.6858 0.3302)
(user_via 0.762 0.4064)
(user_via 0.8636 0.508)
(uvia_size 0.6858)
(uvia_drill 0.3302)
(uvias_allowed no)
(uvia_min_size 0)
(uvia_min_drill 0)
(pcb_text_width 0.1524)
(pcb_text_size 1.016 1.016)
(mod_edge_width 0.1524)
(mod_text_size 1.016 1.016)
(mod_text_width 0.1524)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.0508)
(solder_mask_min_width 0.1016)
(pad_to_paste_clearance -0.0762)
(aux_axis_origin 0 0)
(visible_elements FFFEDF7D)
(pcbplotparams
(layerselection 0x310fc_80000001)
(usegerberextensions true)
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 0)
(scaleselection 1)
(outputdirectory "gerbers"))
)
(net 0 "")
(net_class Default "This is the default net class."
(clearance 0.1524)
(trace_width 0.1524)
(via_dia 0.6858)
(via_drill 0.3302)
(uvia_dia 0.6858)
(uvia_drill 0.3302)
)
(gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n5. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n SOLDER MASK (ANY COLOR) OVER BARE COPPER. \n6. SILK: BOTH SIDES OF THE BOARD SHALL HAVE \n WHITE SILKSCREEN. DO NOT PLACE SILK OVER BARE COPPER.\n7. FINISH: HASL/ENIG.\n8. MINIMUM TRACE WIDTH - 0.006 INCH.\n MINIMUM SPACE - 0.006 INCH.\n MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 113.4872 93.2688) (layer Dwgs.User)
(effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
)
)

View File

@ -0,0 +1,41 @@
update=Tue 11 Oct 2016 05:25:07 PM PDT
version=1
last_client=kicad
[cvpcb]
version=1
NetIExt=net
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.016000000000
PcbTextSizeH=1.016000000000
PcbTextThickness=0.152400000000
ModuleTextSizeV=1.016000000000
ModuleTextSizeH=1.016000000000
ModuleTextSizeThickness=0.152400000000
SolderMaskClearance=0.003000000000
SolderMaskMinWidth=0.004000000000
DrawSegmentWidth=0.152400000000
BoardOutlineThickness=0.152400000000
ModuleOutlineThickness=0.152400000000
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=50
[general]
version=1

View File

@ -0,0 +1,35 @@
EESchema Schematic File Version 4
LIBS:discrete-rf-board-cache
EELAYER 26 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1825 2725 1775 1550
U 5CA6B046
F0 "Local Oscillator" 50
F1 "lo.sch" 50
$EndSheet
$Sheet
S 5050 1550 1500 1350
U 5CA6B0AA
F0 "Receiver" 50
F1 "receiver.sch" 50
$EndSheet
$Sheet
S 5100 3650 1700 1550
U 5CA6B0B3
F0 "Transmitter" 50
F1 "transmitter.sch" 50
$EndSheet
$EndSCHEMATC

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,17 @@
EESchema Schematic File Version 4
LIBS:discrete-rf-board-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$EndSCHEMATC

View File

@ -0,0 +1,17 @@
EESchema Schematic File Version 4
LIBS:discrete-rf-board-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name discrete-parts)(type Legacy)(uri /home/kelvin/repos/ism-915mhz-transceiver/pcb/discrete/discrete-rf-board/discrete-parts.lib)(options "")(descr ""))
)

View File

@ -0,0 +1,17 @@
EESchema Schematic File Version 4
LIBS:discrete-rf-board-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$EndSCHEMATC

View File

@ -0,0 +1,17 @@
EESchema Schematic File Version 4
LIBS:discrete-rf-board-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$EndSCHEMATC