 Kelvin Ly
|
f6db9554c6
|
Save changes on old design and start work on redesign
|
2020-02-16 22:11:31 -05:00 |
|
Kelvin Ly
|
d760529a46
|
Footprint more stuff
|
2019-09-24 17:49:02 -04:00 |
|
Kelvin Ly
|
0aa924ac3b
|
Autofill
|
2019-09-24 00:07:58 -04:00 |
|
Kelvin Ly
|
9eea79d190
|
Add in a couple more components, save before autofill
|
2019-09-24 00:07:41 -04:00 |
|
Kelvin Ly
|
897916cdef
|
Autofill
|
2019-09-23 22:53:32 -04:00 |
|
Kelvin Ly
|
99222aa4e9
|
Footprint a lot of stuff; save before autofill
|
2019-09-23 22:53:12 -04:00 |
|
Kelvin Ly
|
264021c1d2
|
Reannotate everything; I'm trying to cut down the number of components
|
2019-09-22 20:10:10 -04:00 |
|
Kelvin Ly
|
fa9ccab9d7
|
Autofill
|
2019-09-20 08:52:04 -04:00 |
|
Kelvin Ly
|
e3f68a8fb2
|
Add more footprints, saving before autofill
|
2019-09-20 08:42:04 -04:00 |
|
Kelvin Ly
|
c1d28a9629
|
Autofill
|
2019-09-19 23:56:45 -04:00 |
|
Kelvin Ly
|
c24b69044a
|
Autofill; lots left to do
|
2019-09-19 08:35:47 -04:00 |
|
Kelvin Ly
|
8bd9dc73a7
|
All component values set (TODO change transistor gain stages to match values from experimentation
|
2019-09-18 23:16:08 -04:00 |
|
Kelvin Ly
|
d5b0c3b138
|
Add matching PNP/NPN transistor pairs, fix pin numbering for BFU520R transistors TODO fix biasing on power stage, source last NPN transistor, autofill and start sourcing passives
|
2019-09-18 09:01:16 -04:00 |
|
Kelvin Ly
|
cf973da102
|
Wire out all control signals to connectors TODO PLL charge pump loop, bypass caps in attenuator circuit, antialiasing filter for ADC frontend
|
2019-09-16 08:36:57 -04:00 |
|
Kelvin Ly
|
7cb938fd7d
|
Design DAC/ADC stages, pass out all control signals to top sheet
|
2019-09-13 08:21:37 -04:00 |
|
Kelvin Ly
|
91d8fee681
|
Source hybrid quadrature coupler, add front end LC filter
|
2019-09-12 22:16:17 -04:00 |