kelvin
/
bldc-driver
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
(WIP) BLDC motor controller using an iCE40 UP FPGA for signal processing. For use in UAVs
5 Commits 2 Branches 0 Tags 25 MiB
HTML 85.7%
Python 9.4%
Verilog 3.8%
Shell 0.8%
Makefile 0.3%
Go to file
Kelvin Ly 8aeb85e04e Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
MAX11135-MAX11143-220131.pdf Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
README.md Add README 2019-11-12 22:07:31 -05:00
bldc-controller-cache.lib Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
bldc-controller.bak Start work in BLDC driver; add DRV8353xx driver 2019-11-12 22:06:05 -05:00
bldc-controller.kicad_pcb Start work in BLDC driver; add DRV8353xx driver 2019-11-12 22:06:05 -05:00
bldc-controller.kicad_pcb-bak Start work in BLDC driver; add DRV8353xx driver 2019-11-12 22:06:05 -05:00
bldc-controller.pro Start work in BLDC driver; add DRV8353xx driver 2019-11-12 22:06:05 -05:00
bldc-controller.sch Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
bldc-controller.sch-bak Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
drv835x.dcm Start work in BLDC driver; add DRV8353xx driver 2019-11-12 22:06:05 -05:00
drv835x.lib Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
drv8353.pdf Start work in BLDC driver; add DRV8353xx driver 2019-11-12 22:06:05 -05:00
esd.dcm Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
esd.lib Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
fp-info-cache Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
gen_ice40hx1k_lib.py Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
gen_ice40lp1k_cb81_lib.py Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
gen_ice40up5k_sg48_lib.py Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40hx1k_pinout.csv Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40hx1k_vq100.dcm Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40hx1k_vq100.lib Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40lp1k_cb81.dcm Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40lp1k_cb81.lib Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40lp1k_pinout.csv Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40up5k_pinout.csv Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
ice40up5k_sg48.dcm Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
ice40up5k_sg48.lib Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
ldos.dcm Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
ldos.lib Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
max11135-max11142.dcm Generate library parts for FPGA; I think I'm going to go with the UP5K for the initial prototype and swap out for the LP384 if the LUT usage is low enough 2019-11-14 23:41:59 -05:00
max11135-max11142.lib Fix mistake in MAX ADC parts, wire up FPGA TODO all FPGA support parts 2019-11-15 07:21:11 -05:00
sym-lib-table Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
tlv62566.bck Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
tlv62566.dcm Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00
tlv62566.lib Finish schematic; TODO source passivess, create all the footpritns 2019-11-18 00:32:15 -05:00

README.md

Sensorless brushless DC motor driver

WIP

  • DRV8353RS for the gate driver
  • TODO MOSFETs
  • TODO ADC
  • Control logic using iCE40 FPGA