module bldc (
  input clk,
  output if_int
  );

reg tmp = 0;
assign if_int = tmp;

always @(posedge clk) begin
  tmp <= ~tmp;
end

endmodule