module bldc (
  input clk,
  output if_int
  );

reg [3:0] tmp = 0;
assign if_int = tmp[3];

always @(posedge clk) begin
  tmp <= tmp + 1;
end

endmodule